Total No. of Questions: 09	[Total No. of Pages:]			
Uni. Roll No	Program: B.Tech. (Batch 2018 Semester: 3 rd Name of Subject: Digital Circ Subject Code: ESIT-101 Paper ID: 16042		MORNING 27 DEC 2022	
Гіme Allowed: 03 Hours		Max. Marks: 60		
NOTE:				
•	ompulsory estions Q8 and Q9. Both are co ay be assumed appropriately	mpulsory, but with inte	rnal choice	
	Part – A	[Mark	ks: 02 each]	
Q1.				
	's complement and 2's comple	ment.		
b) What are	e the various uses of VHDL?		*	
c) Illustrate	e the advantages of Ring Count	er.		
d) Write a	short note on SOP and POS.			
e) Convert	$(10101)_2$ to decimal.			
f) Compar	e encoder and decoder.			
	Part – B	[Marks: ()4 each]	
Q2. State and prove	De-Morgan's Theorem.			
Q3. What are unive	rsal gates? Realize the following	ng gates using universal	gates:	
a. AND	o. EX-NOR			
Q4. Illustrate the w	orking of Master Slave J-K flip	flop.		
Q5. Reduce the foll	Reduce the following Boolean expression: x'y'z +yz+ xz.			
Q6. What is full sul	otractor? Draw a full subtractor	circuit.		

Please check that this question paper contains 09 questions and 2 printed pages within first ten

Q7. Explain the working of Gray code. Write its importance and its uses.

Part - C

[Marks: 12 each]

- **Q8.** Write short note on following:
 - a. RTL logic family (6 marks)
 - b. R-2R Ladder (6 marks)

OR

Design an 8 \times 1 multiplexer using 4 \times 1 and 2 \times 1 multiplexer.

Q9. Design 2-bit Synchronous Up counter using JK flip flop.

OR

Minimize the following Boolean function-

$$F(A, B, C, D) = \Sigma m(1, 3, 4, 6, 8, 9, 11, 13, 15) + \Sigma d(0, 2, 14)$$
